The high-speed and high-resolution ADC is a key enabler for many future wireless communications systems. The digital background calibration technique can be used to reduce the total power consumption by enhancing the linearity without using high-gain amplifiers. One of the main practical constraints in the wireless applications is a short time available for calibration. This paper proposes a novel fast calibration method of pipelined ADCs, suitable for wireless communications applications, where a sufficiently high resolution can be achieved without requiring any calibration period.
Introduction
Many of the advances in future wideband communications systems require the development of high-speed high-resolution A/D converters. However, there is a fundamental tradeoff between the dynamic range, bandwidth and power dissipation in ADC's. Presently, pipelined A/D architectures achieve the lowest power for 10-12-bit resolutions and several hundreds of MHz of bandwidth. By using the digital calibration, it is possible to relax the tradeoff between the resolution and speed, allowing for a significant reduction in power. A method proposed in [1] achieves fast convergence of calibration by using a reference converter in addition to the main A/D converter. Its inherently deterministic nature enables superior convergence to the other methods rel ying on the random statistics of pseudo-noise sequences [2] [3] [4] . The overall structure of A/D calibration from [1] is shown in However, in many wireless s ystems, the signal is often weak or even absent most of the time, making this calibration approach impractical.
Proposed Fast Calibration Method
The proposed calibration is based on a modification of the Fig. 3(b) . The proposed dithering enables the convergence of calibration even before the arrival of the preamble of packet (Pr) which is usually used for various calibrations or automatic gain control of the entire wireless receiver. On the other hand, the calibration without dithering cannot converge even within the preamble period since it cannot work while input signal is absent and hence begins to work only after the preamble begins to be received as shown in Fig. 3(a) . Fig. 4 shows MDAC circuit which can implement the concept of Fig. 2 .
The third capacitance C 3 is required in addition to C 1 and C 2 used in the conventional MDAC to implement the dithering. The capacitance C 3 is chosen to be α times as large as C 1 and C 2 and hence C 3 is smaller than these capacitances. 
Simulation Results
The proposed deterministic dithering and cascaded nonlinear calibration were verified by macro-based simulation for 12-bit A/D converter (i.e. N=10 in Fig. 5 ).
The equation (5) ) ( 
